This paper presents a scan architecture-California scan-that achieves high quality and low power testing by modifying test patterns in the test application process. The architecture is feasible because most of the bits in the test patterns generated by ATPG tools are don't-care bits. Scan shift-in patterns have their don't-care bits assigned using the repeat-fill technique, reducing switching activity during the scan shift-in operation; the scan shift-in patterns are altered to toggle-fill patterns when they are applied to the combinational logic, improving defect coverage.
Introduction
California scan architecture (CSA) is a minor modification of traditional scan architecture (TSA). Its benefits are (1) reduced power consumption during test pattern scan shiftin and (2) improved defect coverage. These benefits are made possible by applying a modified version, rather than an exact copy, of the scan shift-in pattern to the combinational logic.
This technique is feasible because most of the bits in test patterns generated by automatic test pattern generation (ATPG) tools are don't-care bits. Table 1 reports the percentage of don't-care bits for the largest I99T circuits [Corno 00 ] from the ITC'99 benchmark suite [Basto 00] and the Stanford ELF18 circuit [Brand 04 ]. The test sets are generated using a commercial ATPG tool with a maximal compaction option. The results reveal that a large percentage of bits in single stuck-at fault (SSF) and transition fault (TF) test patterns are don't-care bits. Furthermore, it has been reported that 95% to 99% of the bits in patterns for large industrial circuits are don't-care bits [Hiraide 03 ] [Butler 04 ]. Examples of don't-care bit assignments are 0-fill, 1-fill, random-fill, and repeat-fill.
The repeat-fill method assigns don't-care bits using the last care bit. The 0-fill technique assigns logic-0 to each don'tcare bit while the 1-fill method assigns logic-1. These don't-care bit assignment methods limit switching activity during the scan shift-in operation, although it may reduce defect coverage. On the other hand, the random-fill method assigns don't-care bits using pseudo-random bits. The toggle-fill technique assigns don't-care bits using logic-0 and logic-1 alternately. These assignments can improve defect coverage while they increase switching activity during the scan shift-in operation
In CSA, the test patterns that are shifted into scan chains have their don't-care bits assigned using the repeat-fill technique. These assignments limit the amount of toggling of scan cells during the scan shift-in operation. The patterns applied to the combinational logic are altered in the test application process so that they correspond to toggle-fill patterns. This modification of patterns enhances the defect coverage of test patterns. Table 2 shows an example of entering a scan shift-in pattern into a scan chain and applying an altered pattern to the combinational logic, in which the scan cell 1 is connected to a scan-out pin. A test cube is a deterministic test pattern generated by ATPG tools without assigning don't-care bits [Wang 06 ]. Table 3 illustrates the alteration scheme for applying the patterns. Note that the underlined entry in Table 2 differs from the value in the test cube since it will be complemented when applied to the combinational logic. Table 4 shows the states of scan cells during the scan shiftin operation of the pattern in Table 2 . The right-most bit in the "Scan-in pattern" column enters the scan chain. During the scan shift-in operation, the repeat-fill pattern is modified to toggle-fill pattern. Note that the amount of toggling of each scan cell is limited because don't-care bits are assigned using the repeat-fill technique. This paper is organized as follows: Section 2 presents CSA and simulation results that show the effectiveness of CSA; Section 3 discusses scan shift-out switching activity; Section 4 reports experimental results that support the effectiveness of CSA; Section 5 concludes this paper; Section 6 summarizes related research.
California Scan Architecture
As presented in Sec. 1, most of the bits in deterministic test patterns are don't-care bits. To reduce power consumption during scan shift-in operation, don't-care bits can be assigned using the repeat-fill technique. This assignment strategy, however, may reduce the fortuitous detection of untargeted faults or defect coverage. To enhance defect coverage, don't-care bits can be assigned using the random-fill technique. But this approach increases overall power consumption during the scan shift-in operation. Therefore, in scan based testing, reducing power consumption during test application and improving defect coverage are conflicting goals. CSA provides a trade-off between test quality and power consumption by modifying test patterns during the scan shift-in operation. CSA is feasible because most of the bits in deterministic test patterns generated by ATPG tools are don't-care bits.
In CSA, scan shift-in patterns have their don't-care bits assigned using the repeat-fill method, limiting the amount of toggling of scan cells during scan shift-in operation. In the test application process, the scan shift-in patterns are modified so that the patterns applied to the combinational logic become toggle-fill patterns. Figure 1 illustrates two CSA implementations. Scan enable and clock signals are Figure 1 (b) illustrates another implementation that connects the SI input of each scan flip-flop to the Q output, rather than Q output, of the previous scan flip-flop. CSA does not change the combinational logic part of the system. In the CSA implementations, the test patterns applied to the combinational logic are different from the scan shift-in patterns. For example, when the scan shift-in pattern is "000000," the pattern applied to the combinational logic in Fig. 1(a) becomes "101010" assuming the right-most bit is the first bit to enter the scan chain. Similarly, the pattern applied to the combinational logic in Fig. 1(b) becomes "010101." One assumption of CSA is that toggle-fill patterns are more effective in detecting defects than repeatfill patterns. Experimental results that support this assumption will be presented in Sec. 4 using the Stanford ELF18 test chips [Brand 04 ].
In this paper, the six largest I99T benchmark circuits [Corno 00 ] are used to show the implementation and effectiveness of CSA. The synthesis of the benchmark circuits and scan insertion are conducted using the Synopsys Design Compiler [Synopsys] ; only one scan chain is inserted into each circuit to simplify the simulation process. After the circuits are synthesized, a PERL script inserts an inverter at the SI input of each scan flip-flop. Table 5 reports the synthesis results of the benchmark circuits: the number of scan flip-flops, primary inputs, and primary outputs. Figure 2 illustrates the overall simulation flow. Test sets are generated using the Synopsys TetraMAX [Synopsys] with a maximal compaction option and without don't-care bit assignments; TSA implementations of the benchmark circuits are used to generate test sets. To apply the test sets generated for TSA netlists to corresponding CSA netlists, some care bits are complemented so that the same care bits are applied to the combinational logic (note the mapping in Table 3 ). Power consumption and defect detection are compared to show the effectiveness of CSA. Table 6 shows the definitions for scan architectures and don't-care bit assignments.
To estimate power consumption during the scan shift operation, the number of weighted transitions (WTs) [Sankaralingam 00 ] is used. The method counts the switching activity of scan flip-flops during the scan shift-in and shift-out operations; a larger number represents more power consumption. It is shown that there is a close correlation between WTs and state transitions in the combinational logic [Sankaralingam 00 ]. Assuming the scan chain illustrated in Fig. 3 , the numbers of WTs of the scan flip-flops during scan shift-in and shift-out operations are calculated using Expressions 1 and 2, respectively. In Expressions 1 and 2, x i is a scan shift-in or scan shift-out logic value corresponding to scan flip-flop x i , and ⊕ is an exclusive-OR operation. The expressions can be applied to both TSA and CSA. To estimate capture power consumption, the number of scan flip-flops that have different logic values between applied patterns and captured responses is used. 
The defect coverage of a test set is estimated using the average number of detected SSFs and TFs per pattern and N-detect coverage [Ma 95 ]. The use of the average number The test cube used in the example for a TSA circuit is "00dddddd11," in which "d" is a don't-care bit. The test cube for the corresponding CSA circuit is "10dddddd01"; two care bits underlined are complemented. In TSA, don'tcare bits are assigned using the repeat-fill and random-fill methods; in CSA, don't-care bits are assigned using only the repeat-fill technique. Figure 4 also presents scan shiftin patterns and test patterns applied to the combinational logic. In TSA, all the scan flip-flops are assigned the same logic value as in scan shift-in patterns; in CSA, alternate scan flip-flops are assigned complemented logic values of the corresponding bits in scan shift-in patterns. During test application, the care bits applied to the combinational logic are the same for the three configurations. Thus, the differences in the fault coverage or the number of detected faults are only the effect of don't-care bit assignments.
The switching activity for care bits can be different. For example, in Fig. 4 , the scan shift-in patterns for TSA_rpt and CSA_rpt are "0011111111" and "1000000001," respectively. Assuming that the right-most bit enters a scan chain first, the numbers of WTs for TSA_rpt and CSA_rpt are 2 and 10, respectively. Table 7 provides the simulation results for the SSF test sets. The first four columns in Table 7 present the circuit name, the configuration, the number of test patterns, and the SSF test coverage, respectively. The "Detected SSFs" column reports the average number of detected SSFs per pattern. The last column of Table 7 provides the average switching activity per pattern during test process. The average number is calculated from scan shift-in, capture, and scan shift-out switching activity. In this paper, the "Ratio" column shows the number normalized to that of TSA_rnd. In the case of the largest benchmark circuit (b19), the average number of detected SSFs of CSA_rpt is 96.7 % that of TSA_rnd while the average switching activity is only 15.5 % that of TSA_rnd.
The "Observed GIC" column presents the number of observed gate input combinations obtained by gate exhaustive simulation [Cho 05 ]. For each benchmark circuit, CSA_rpt observes more gate input combinations than TSA_rpt, although the number is smaller than that of TSA_rnd. Figure 5 compares the average number of detected SSFs per pattern and the average switching activity per pattern for each benchmark circuit. In the graphs, each number is normalized to that of corresponding TSA_rnd. Except the b21 circuit, the number of CSA_rpt is between TSA_rpt and TSA_rnd. The results show that CSA can be a good trade-off between power consumption and defect detection. The "TF test coverage" and "Detected TFs" columns report the TF test coverage and the average number of detected TFs per pattern, respectively. Except the b22 circuit, the average number of the detected TFs per pattern of CSA_rpt is larger than that of TSA_rpt. Figure 6 demonstrates that the increases in the number of detected TFs of CSA_rpt from TSA_rpt are higher than the increases in power consumption. For example, in the case of the b19 circuit, the average number of the detected TFs of TSA_rpt is 85.5% that of TSA_rnd, which increases to 94.4% by applying CSA; on the other hand, the power consumption increases from 7.3% to 15.4% that of TSA_rnd.
The switching activity of CSA_rpt is larger than that of TSA_rpt because many care bits are clustered, and the same logic value is assigned to the clusters of care bits. In the CSA circuits, alternate care bits are complemented in scan shift-in patterns, which may increase switching activity during the scan shift-in operation. Don't-care bits can be assigned using care bits during test set generation; this strategy will reduce the number of test patterns by detecting untargeted faults fortuitously. Table  10 reports the results of b19 SSF test sets for the three configurations. The number in parenthesis represents the ratio to the number in TSA_rnd. Figure 7 demonstrates that CSA increases the average number of detected SSFs from 83% to 97.9% that of TSA_rnd while it increases power consumption only from 10.6% to 17.8%.
The simulation results show that CSA is more effective in the b19 circuit than other benchmark circuits. The b19 circuit is the largest among the benchmark circuits, and the test sets for the circuit contain the largest percentage of don't-care bits. This shows that the effectiveness of CSA may increase when it is applied to circuits that contain more don't-care bits in their patterns than the small benchmark circuits used in this research. 
Scan Shift-Out Switching Activity
CSA controls the power consumption during the scan shiftin operation, whereas the power consumption during the scan shift-out operation depends on the captured patterns, which are determined by the applied patterns and the circuit structure. This section further investigates power consumption during the scan shift-out operation. Table 11 reports scan shift-in and shift-out switching activity of the SSF test sets for the I99T benchmark circuits. In the case of the b19 circuit, the percentages of switching activity of TSA_rpt and CSA_rpt during the scan shift-in operation are 7.3% and 12.3% that of TSA_rnd, respectively; the percentages of switching activity of TSA_rpt and CSA_rpt during the scan shiftout operation are 12.3% and 18.8%, respectively. Figure 8 illustrates the scan shift-in and shift-out switching activity normalized to the total switching activity of TSA_rnd. The simulation results reveal that switching activity during the scan shift-out operation follows a trend similar to switching activity during the scan shift-in operation.
One explanation of the trend is that not all scan flip-flops change states between applied patterns and captured patterns. Table 12 reports the percentage of scan flip-flops that have different logic values between the applied patterns and the captured patterns for the SSF test sets. The percentage is less than 17.6%. Therefore, there is a correlation between scan shift-in patterns and scan shiftout patterns in the benchmark circuits.
To show the dependency of scan shift-out switching activity on the synthesis library, the b19 circuit is synthesized using a different technology library. Table 13 reports the switching activity of an SSF test set. The results show that the switching activity of CSA_rpt during scan shift-out operation is 27.8% that of TSA_rnd. The switching activity normalized to the total switching activity of TSA_rnd is presented in Fig. 9 . The percentage of scan shift-out switching activity is a little higher than the result in Table 11 ; however, the overall trend in switching activity during the scan shift operation is similar as presented in Figs. 8 and 9. Table 14 provides the average number of detected SSFs per pattern for the circuits synthesized using the different technology library. In this case, the average number of CSA_rpt is larger than that of TSA_rnd.
The switching activity of SSF test sets for the ELF18 core is also compared. The percentages of scan flip-flops that change states during the capture period are 15.0%, 22.1%, and 22.3% for TSA_rpt, CSA_rpt, and TSA_rnd, respectively. Table 15 shows that the average switching activity of CSA_rpt during the scan shift-out operation is 83.8% that of TSA_rnd for the ELF18 SSF test sets. In the case of the ELF18 SSF test sets, the average numbers of switching activity of TSA_rpt and CSA_rpt during the scan shift operation are 15% and 48% that of TSA_rnd, respectively. Figure 10 illustrates the relative switching activity normalized to the total switching activity of TSA_rnd. The simulation results reveal that CSA reduces switching activity during the scan shift-in operation. Even though switching activity during the scan shift-out operation depends on the circuit structure, the simulation results show that CSA also reduces scan shift-out switching activity. In scan-based testing, the scan shift-in and shiftout operations are conducted concurrently. Therefore, total switching activity during the scan shift operation can be reduced by reducing scan shift-in switching activity, even though the reduction in scan shift-out switching activity is not significant.
Experimental Results
The Stanford ELF18 test chips [Brand 04 ] are used to compare the correlation between defect detection and don't-care bit assignments. The ELF18 test chips were fabricated using the Philips 0.18 micron Corelib technology, and the nominal supply voltage is 1.8V. More than 70,000 test chips were manufactured; each test chip contains 6 R.E.A.L. TM digital signal processor cores. One ELF18 core contains 13 scan chains; the total number of scan flip-flops is 2,290; the total number of gates for one core is 53,732.
A SSF test set and a TF test set are generated with a maximal compaction option and without don't-care bit assignments using the Synopsys TetraMAX [Synopsys] . Then, the test sets have their don't-care bits assigned using three techniques: repeat-fill, toggle-fill, and random-fill. Table 16 describes the test sets. All test sets are applied at nominal voltage (1.8V). In the case of the TF test sets, the launch/capture clock speed is a speed with 10% margin from the maximum operation speed determined from the shmoo plots of defect-free cores. In this experiment, 1,604 cores are tested. Figure 11 illustrates the fallout of defective cores. The experiments reveal that the random-fill and toggle-fill assignments are more effective in detecting defects than the repeat-fill assignments. Note that the difference in the defect detection among the test sets is only the effect of don't-care bit assignments. The experimental results using the ELF18 test chips demonstrate that CSA is more effective in detecting defects than TSA_rpt because CSA applies toggle-fill patterns to the combinational logic.
Conclusions
This paper presents California scan architecture (CSA) that achieves high quality and low power testing by modifying test patterns during the scan shift-in operation. CSA is feasible because most of the bits in test patterns generated by ATPG tools are don't-care bits.
CSA can be constructed by slightly modifying traditional scan architecture. Furthermore, CSA can be used without changing current design tools. The effectiveness of CSA with respect to power consumption and defect detection may increase when it is applied to circuits that contain more don't-care bits in their patterns than the benchmark circuits used in this paper.
Appendix: Review of Related Research
In modern VLSI design, full-scan design is usually used for better controllability and observability of internal states. Scan chains are modified by inserting inverter and XOR gates into specific locations in scan chain paths to reduce switching activity during the scan shift operation; the scanin data are transformed according to the modified structure [Sinanoglu 03 ]. This method changes scan chain paths for a specific test set that contains only care bits while CSA utilizes don't-care bit assignments to improve defect detection and to reduce power consumption during testing. 
